IS61VF12836EC - SYNCHRONOUS FLOW-THROUGH SRAM
APRIL 2017 * Internal self-timed write cycle * Individual Byte Write Control and Global Write * Clock controlled, registered address, data and control * Burst sequence control using MODE input * Three chip enable option for simple depth expansion and address pipelining * Co
