HYB18RL25632AC - 256 Mbit DDR Reduced Latency DRAM
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.6 Ball Configuration Package and Ballout .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.6 Ball Description .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.9 Functional Block Diagram .
.
.
.
HYB18RL25632AC HYB18RL25616AC Graphics & Speciality DRAMs 256 Mbit DDR Reduced Latency DRAM Version 1.60 July 2003 HYB18RL25616/32AC 256 Mbit DDR Reduced Latency DRAM Edition Jun.
2002 This edition was realized using the software system FrameMaker.
Published by Infineon Technologies, Marketing-Kommunikation, Balanstraße 73, 81541 München © Infineon Technologies 6/30/2002.
All Rights Reserved.
Attention please! As far as patents or other rights of third parties are concerned, liability is on