ICS527-02 - Clock Slicer User Configurable PECL Input Zero Delay Buffer

Product Overview

Integrated Circuit Systems

Part number	ICS527-02
Manufacturer	Integrated Circuit Systems
File Size	196.65 KB
Description	Clock Slicer User Configurable PECL Input Zero Delay Buffer
Datasheet	ICS527-02 Datasheet
Additional preview pages of the ICS527-02 datasheet.

The ICS527-02 Clock Slicer is the most flexible way to generate a CMOS output clock from a PECL input clock with zero skew.

Packaged as 28-pin SSOP (150 mil body) Synchronizes fractional clocks rising edges PECL IN to CMOS OUT Pin selectable dividers Zero input to output skew User determines the output frequency.
no software needed Slices frequency or period Input clock frequency of 1.5 MHz to 200 MHz Output clock frequencies from 2.5 MHz to 160 MHz Very low jitter Duty cy.

📁 Similar Datasheet

Other Datasheets by Integrated Circuit Systems

Published: Jun 8, 2006 |