ICS527-03 - Clock Slicer User Configurable PECL Output Zero Delay Buffer

Product Overview

Integrated Circuit Systems

Part number	ICS527-03
Manufacturer	Integrated Circuit Systems
File Size	200.47 KB
Description	Clock Slicer User Configurable PECL Output Zero Delay Buffer
Datasheet	ICS527-03 Datasheet
Additional preview pages of the ICS527-03 datasheet.

The ICS527-03 is the most flexible way to generate an output clock from an input clock with zero skew.

Packaged as 28 pin SSOP (150 mil body) Synchronizes fractional clocks rising edges CMOS in to PECL out Pin selectable dividers Zero input to output skew User determines the output frequency - no software needed Slices frequency or period Input clock frequency of 1.5 MHz to 200 MHz Output clock frequencies from 2.5 MHz to 160 MHz Very low jitter Duty cycle of 45/55 Ope.

📁 Similar Datasheet

Other Datasheets by Integrated Circuit Systems

Published: Jun 8, 2006 |