ICS95V860 Datasheet - Integrated Circuit Systems

ICS95V860 2.5V DDR/Zero Delay Fan Out Buffer

ICS95V860 Features

* Low skew, low jitter PLL clock driver

* 1 to 13 differential clock distribution (SSTL_2)

* Feedback pins for input to output synchronization

* PD# for power management

* Spread Spectrum-tolerant inputs

* Auto PD when input signal removed

Datasheet Details

ICS95V860

Integrated Circuit Systems

107.59 KB

2.5v ddr/zero delay fan out buffer.

📁 Related Datasheet

ICS95V842 Clock Driver (Renesas)

ICS95V847 Clock Driver (Renesas)

ICS95V857 2.5V Wide Range Frequency Clock Driver (Integrated Circuit Systems)

ICS95V857-xxx 2.5V Wide Range Frequency Clock Driver (Integrated Circuit Systems)

ICS95V857C Clock Driver (Renesas)

ICS95V157 2.5V Single-Ended to SSTL_2 Clock Driver (Renesas)

ICS95V2F857A 2.5V Wide Range Frequency Clock Driver (Renesas)

ICS95VLP857 Clock Driver (Renesas)

TAGS

ICS95V860 Distributor