ICS843002I-72 Datasheet - Integrated Device Technology

datasheet Preview Page 1 from Datasheet4u.com

ICS843002I-72 FEMTOCLOCKS VCXO BASED WCDMA CLOCK GENERATOR/JITTER ATTENUATOR

www.DataSheet4U.com FEMTOCLOCKS™ VCXO BASED WCDMA CLOCK GENERATOR/JITTER ATTENUATOR ICS843002I-72 GENERAL .
The ICS843002I-72 is a member of the IC S HiperClockS™ family of high performance clock HiPerClockS™ solutions from IDT.

ICS843002I-72_IntegratedDeviceTechnology.pdf

ICS843002I-72 Datasheet Preview — Preview of ICS843002I-72 PDF

Datasheet Details

Part number:

ICS843002I-72

Manufacturer:

Integrated Device Technology

File Size:

329.67 KB

Description:

FEMTOCLOCKS VCXO BASED WCDMA CLOCK GENERATOR/JITTER ATTENUATOR

Features

* Two differential LVPECL outputs
* CLK input accepts the following input levels: LVCMOS or LVTTL levels
* Output frequency: 122.88MHz (typical)
* FemtoClock VCO frequency range: 490MHz - 680MHz
* RMS phase jitter @ 122.88MHz, using a 19.2MHz crystal (1.875MHz

Applications

* where jitter attenuation and frequency translation is needed. The device contains two internal PLL stages that are cascaded in series. The first PLL stage uses a VCXO which is optimized to provide reference clock jitter attenuation and to be jitter tolerant, and to provide a stable reference clock f

ICS843002I-72 Distributors

📁 Related Datasheet

ICS843002I-01 ICS843002I ICS843002 ICS843002-01 ICS843002-31 ICS843001

📌 All Tags

ICS843002I-72 FEMTOCLOCKS VCXO BASED WCDMA CLOCK GENERATOR JITTER ATTENUATOR Integrated Device Technology

Integrated Device Technology ICS843002I-72-like datasheet