* 100 percent bus utilization No wait cycles between Read and Write Internal self-timed write cycle Individual Byte Write Control Single R/W (
IS61NP25632 Datasheet (157.01 KB)
IS61NP25632
Integrated Silicon Solution Inc
157.01 KB
256k x 32/ 256k x 36 and 512k x 18 pipeline no wait state bus sram.
IS61NP25632 IS61NP25636 IS61NP51218 IS61NLP25632 IS61NLP25636 IS61NLP51218 256K x 32, 256K x 36 and 512K x 18 PIPELINE 'NO WAIT' STATE BUS SRAM ISSI .
📁 Related Datasheet
IS61NP25636 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM (Integrated Silicon Solution Inc)
IS61NP51218 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM (Integrated Silicon Solution Inc)
IS61NF25632 SRAM (Integrated Silicon Solution Inc)
IS61NF25636 SRAM (Integrated Silicon Solution Inc)
IS61NF51218 SRAM (Integrated Silicon Solution Inc)
IS61NLF102418 STATE BUS SRAM (ISSI)
IS61NLF102436A 36Mb STATE BUS SRAM (ISSI)
IS61NLF12836A (IS61NVFxxxxxA) STATE BUS SRAM (ISSI)
IS61NLF204818A 36Mb STATE BUS SRAM (ISSI)
IS61NLF204836B FLOW THROUGH (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)
