Datasheet4U Logo Datasheet4U.com

IS61DDPB42M18A1 Datasheet - Integrated Silicon Solution

36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM

IS61DDPB42M18A1 General Description

* 1Mx36 and 2Mx18 configuration available. * On-chip Delay-Locked Loop (DLL) for wide data valid window. * Common I/O read and write ports. * Synchronous pipeline read with self-timed late write operation. * Double Data Rate (DDR) interface for read and write input ports. * .

IS61DDPB42M18A1 Datasheet (558.92 KB)

Preview of IS61DDPB42M18A1 PDF

Datasheet Details

Part number:

IS61DDPB42M18A1

Manufacturer:

Integrated Silicon Solution

File Size:

558.92 KB

Description:

36mb ddr-iip(burst 4) cio synchronous sram.
IS61DDPB42M18A/A1/A2 IS61DDPB41M36A/A1/A2 2Mx18, 1Mx36 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) ADVANCED INFORMATION JULY .

📁 Related Datasheet

IS61DDPB42M18A 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB42M18A2 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB42M18B 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB42M18B1 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB42M18B2 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB42M36A 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB42M36A1 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB42M36A2 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB42M36B 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB42M36B1 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

TAGS

IS61DDPB42M18A1 36Mb DDR-IIPBurst CIO SYNCHRONOUS SRAM Integrated Silicon Solution

Image Gallery

IS61DDPB42M18A1 Datasheet Preview Page 2 IS61DDPB42M18A1 Datasheet Preview Page 3

IS61DDPB42M18A1 Distributor