* a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple four-wire bus. The device utilizes Intersil’s proprietary Direct Write™ cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years. Features
* Low VCC Detection and
X5045
Intersil Corporation
427.80 KB
(x5043 / x5045) cpu supervisor.
® X5043, X5045 4K, 512 x 8 Bit Data Sheet March 16, 2006 FN8126.2 CPU Supervisor with 4K SPI EEPROM These devices combine four popular functions, Po.
📁 Related Datasheet
X5043 512 x 8 Bit CPU Supervisor (Renesas)
X5043 CPU Supervisor with 4K SPI EEPROM (Xicor)
X5043 (X5043 / X5045) CPU Supervisor (Intersil Corporation)
X5045 512 x 8 Bit CPU Supervisor (Renesas)
X5045 CPU Supervisor with 4K SPI EEPROM (Xicor)
X5001 CPU Supervisor (Xicor)
X5001 CPU Supervisor (Intersil Corporation)
X5083 CPU Supervisor with 8Kbit SPI EEPROM (Xicor)
X5083 CPU Supervisor (Intersil Corporation)
X50FF3 Spice Model (VMI)
