Datasheet4U Logo Datasheet4U.com

CDP1833 Datasheet - Intersil

CDP1833, CMOS 7-Bit Latch and Decoder Memory Interface

www.DataSheet4U.com CDP1883, CDP1883C March 1997 CMOS 7-Bit Latch and Decoder Memory Interfaces .
The CDP1883 is a CMOS 7-bit memory latch and decoder circuit intended for use in CDP1800-series microprocessor systems.
 datasheet Preview Page 1 from Datasheet4u.com

CDP1833_Intersil.pdf

Preview of CDP1833 PDF

Datasheet Details

Part number:

CDP1833

Manufacturer:

Intersil

File Size:

61.62 KB

Description:

CMOS 7-Bit Latch and Decoder Memory Interface

Features

* Performs Memory Address Latch and Decoder Functions Multiplexed or Non-Multiplexed
* Interfaces Directly with the CDP1800-Series Microprocessors
* Allows Decoding for Systems Up to 32K Bytes Ordering Information 5V 10V TEMP. RANGE -40oC to +85oC PACKAGE PDIP PKG. NO. E20.3

Applications

* The CDP1833 is compatible with CDP1800-series microprocessors operating at maximum clock frequency. The CDP1883 and CDP1883C are functionally identical. They differ in that the CDP1883 has a recommended operating voltage range of 4V to 10.5V and the C version has a recommended operating voltage ran

CDP1833 Distributors

📁 Related Datasheet

📌 All Tags

Intersil CDP1833-like datasheet