Datasheet4U Logo Datasheet4U.com

CDP1833 Datasheet - Intersil

CDP1833 CMOS 7-Bit Latch and Decoder Memory Interface

The CDP1883 is a CMOS 7-bit memory latch and decoder circuit intended for use in CDP1800-series microprocessor systems. It can serve as a direct interface between the multiplexed address bus of this system and up to four 8K x 8-bit memories to implement a 32K-byte memory system. With four 4K x 8-bit.

CDP1833 Features

* Performs Memory Address Latch and Decoder Functions Multiplexed or Non-Multiplexed

* Interfaces Directly with the CDP1800-Series Microprocessors

* Allows Decoding for Systems Up to 32K Bytes Ordering Information 5V 10V TEMP. RANGE -40oC to +85oC PACKAGE PDIP PKG. NO. E20.3

CDP1833_Intersil.pdf

Preview of CDP1833 PDF
CDP1833 Datasheet Preview Page 2 CDP1833 Datasheet Preview Page 3

Datasheet Details

Part number:

CDP1833

Manufacturer:

Intersil

File Size:

61.62 KB

Description:

Cmos 7-bit latch and decoder memory interface.

📁 Related Datasheet

CDP1831 512-Word x 8-Bit Static Read-Only Memory (GE)

CDP1831C 512-Word x 8-Bit Static Read-Only Memory (GE)

CDP1832 512-Word x 8-Bit Static Read-Only Memory (GE)

CDP1832C 512-Word x 8-Bit Static Read-Only Memory (GE)

CDP1833 CMOS 1024-Word x 8-Bit Static Read-Only Memory (GE)

CDP1833BC CMOS 1024-Word x 8-Bit Static Read-Only Memory (GE)

CDP1833C CMOS 1024-Word x 8-Bit Static Read-Only Memory (GE)

CDP1833C CMOS 7-Bit Latch and Decoder Memory Interface (Intersil)

TAGS

CDP1833 CDP1833 CMOS 7-Bit Latch and Decoder Memory Interface Intersil

CDP1833 Distributor