Datasheet4U Logo Datasheet4U.com

DS32512 - 6-/8-/12-Port DS3/E3/STS-1 LIU

This page provides the datasheet information for the DS32512, a member of the DS32506 6-/8-/12-Port DS3/E3/STS-1 LIU family.

Datasheet Summary

Description

The DS32506 (6 port), DS32508 (8 port), and DS32512 (12 port) line interface units (LIUs) are highly integrated, low-power, feature-rich LIUs for DS3, E3, and STS-1 applications.

Features

  • Pin-Compatible Family of Products Each Port Independently Configurable Receive Clock and Data Recovery for Up to 457 meters (1500 feet) of 75Ω Coaxial Cable Standards-Compliant Transmit Waveshaping Uses 1:1 Transformers on Both Tx and Rx Three Control Interface Options: 8/16-Bit Parallel, SPI, and Hardware Mode Jitter Attenuators (One Per Port) Can be Placed in the Receive Path or the Transmit Path Jitter Attenuators Have Provisionable Buffer Depth: 16, 32, 64, or 128 Bits Built-In Clock Adapter.

📥 Download Datasheet

Datasheet preview – DS32512

Datasheet Details

Part number DS32512
Manufacturer Maxim Integrated Products
File Size 1.75 MB
Description 6-/8-/12-Port DS3/E3/STS-1 LIU
Datasheet download datasheet DS32512 Datasheet
Additional preview pages of the DS32512 datasheet.
Other Datasheets by Maxim Integrated Products

Full PDF Text Transcription

Click to expand full text
+ DS32506/DS32508/DS32512 6-/8-/12-Port DS3/E3/STS-1 LIU www.maxim-ic.com GENERAL DESCRIPTION The DS32506 (6 port), DS32508 (8 port), and DS32512 (12 port) line interface units (LIUs) are highly integrated, low-power, feature-rich LIUs for DS3, E3, and STS-1 applications. Each LIU port in these devices has independent receive and transmit paths, a jitter attenuator, full-featured pattern generator and detector, performance-monitoring www.DataSheet4U.com counters, and a complete set of loopbacks. An onchip clock adapter generates all line-rate clocks from a single input clock. Ports are independently software configurable for DS3, E3, and STS-1 and can be individually powered down. Control interface options include 8-bit parallel, SPI™, and hardware mode.
Published: |