Datasheet4U Logo Datasheet4U.com

V54C3256164VS - 256Mbit SDRAM

This page provides the datasheet information for the V54C3256164VS, a member of the V54 256Mbit SDRAM family.

Description

The V54C3256(16/80/40)4V(T/S/B) is a four bank Synchronous DRAM organized as 4 banks x 4Mbit x 16, 4 banks x 8Mbit x 8, or 4 banks x 16Mbit x 4.

Features

  • 4 banks x 4Mbit x 16 organization 4 banks x 8Mbit x 8 organization 4 banks x16Mbit x 4 organization High speed data transfer rates up to 166 MHz Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge Single Pulsed RAS Interface Data Mask for Read/Write Control Four Banks controlled by BA0 & BA1 Programmable CAS Latency: 2, 3 Programmable Wrap Sequence: Sequential or Interleave Programmable Burst Length: 1,.

📥 Download Datasheet

Datasheet preview – V54C3256164VS

Datasheet Details

Part number V54C3256164VS
Manufacturer Mosel Vitelic Corp
File Size 853.33 KB
Description 256Mbit SDRAM
Datasheet download datasheet V54C3256164VS Datasheet
Additional preview pages of the V54C3256164VS datasheet.

📁 Similar Datasheet

Other Datasheets by Mosel Vitelic Corp

Full PDF Text Transcription

Click to expand full text
MOSEL VITELIC V54C3256(16/80/40)4V(T/S/B) 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 PRELIMINARY 6 System Frequency (fCK) Clock Cycle Time (tCK3) Clock Access Time (tAC3) CAS Latency = 3 Clock Access Time (tAC2) CAS Latency = 2 166 MHz 6 ns 5.4 ns 5.4 ns 7PC 143 MHz 7 ns 5.4 ns 5.4 ns 7 143 MHz 7 ns 5.
Published: |