Datasheet4U Logo Datasheet4U.com

SN54LS73A Datasheet - Motorola Inc

SN54LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

SN54/74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-go.

SN54LS73A Datasheet (73.83 KB)

Preview of SN54LS73A PDF

Datasheet Details

Part number:

SN54LS73A

Manufacturer:

Motorola Inc

File Size:

73.83 KB

Description:

Dual jk negative edge-triggered flip-flop.

📁 Related Datasheet

SN54LS73A DUAL J-K FLIP-FLOPS (Texas Instruments)

SN54LS748 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS (Motorola)

SN54LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola Inc)

SN54LS74A Dual D-Type Positive-Edge Triggered Flip-Flops (Texas Instruments)

SN54LS75 4-BIT D LATCH (Motorola Inc)

SN54LS75 4-BIT BISTABLE LATCHE (Texas Instruments)

SN54LS76A DUAL JK FLIP-FLOP WITH SET AND CLEAR (Motorola Inc)

SN54LS76A DUAL J-K FLIP-FLOPS (Texas Instruments)

SN54LS77 4-BIT D LATCH LOW POWER SCHOTTKY (Motorola Inc)

SN54LS77 4-BIT BISTABLE LATCHE (Texas Instruments)

TAGS

SN54LS73A DUAL NEGATIVE EDGE-TRIGGERED FLIP-FLOP Motorola Inc

Image Gallery

SN54LS73A Datasheet Preview Page 2 SN54LS73A Datasheet Preview Page 3

SN54LS73A Distributor