* complementary Q and Q output from a 4-bit latch and is available in the 16-pin packages. For higher component density applications the SN54/ 74LS77 4-bit latch is available in the 14-pin package with Q outputs omitted. CONNECTION DIAGRAMS DIP (TOP VIEW) Q0 16 Q1 15 Q1 14 E0
* 1 GND 13 12 Q2 11
SN54LS75
Motorola Inc
98.79 KB
4-bit d latch.
4-BIT D LATCH The TTL/MSI SN54/ 74LS75 and SN54/ 74LS77 are latches used as temporary storage for binary information between processing units and inpu.
📁 Related Datasheet
SN54LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola Inc)
SN54LS73A DUAL J-K FLIP-FLOPS (Texas Instruments)
SN54LS748 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS (Motorola)
SN54LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola Inc)
SN54LS74A Dual D-Type Positive-Edge Triggered Flip-Flops (Texas Instruments)
SN54LS75 4-BIT BISTABLE LATCHE (Texas Instruments)
SN54LS76A DUAL JK FLIP-FLOP WITH SET AND CLEAR (Motorola Inc)
SN54LS76A DUAL J-K FLIP-FLOPS (Texas Instruments)
SN54LS77 4-BIT D LATCH LOW POWER SCHOTTKY (Motorola Inc)
SN54LS77 4-BIT BISTABLE LATCHE (Texas Instruments)
