74LS15
Motorola
123.33 KB
Triple 3-input and gate.
SN54/74LS15 TRIPLE 3-INPUT AND GATE
TRIPLE 3-INPUT AND GATE
VCC 14 13
*
LOW POWER SCHOTTKY
12 11 10 9
*
8
*
1
2
* OPEN
3
4
5
.
📁 Related Datasheet
74LS10 - TRIPLE 3-INPUT NAND GATE
(ON Semiconductor)
SN54/74LS10 TRIPLE 3-INPUT NAND GATE
TRIPLE 3-INPUT NAND GATE
VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
1
2
3
4
5
6
7 GND
14 1
J SUFFIX CERA.
74LS10 - Triple 3-Input NAND Gate
(Fairchild Semiconductor)
DM74LS10 Triple 3-Input NAND Gate
August 1986 Revised March 2000
DM74LS10 Triple 3-Input NAND Gate
General Description
This device contains three in.
74LS107 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
(ETC)
DM54LS107A DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
June 1989
DM54LS107A DM74LS107A .
74LS109 - Dual J-K Flip-Flop
(Agere Systems)
..
..
..
..
.
74LS109A - LOW POWER SCHOTTKY
(ON Semiconductor)
..
SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop
The SN74LS109A consists of two high speed pletely independent transition .
74LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops
(Texas Instruments)
.ti.
PACKAGE OPTION ADDENDUM
4-Dec-2021
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package Eco Plan
(1)
Drawi.
74LS11 - Triple 3-Input AND Gate
(Fairchild Semiconductor)
DM74LS11 Triple 3-Input AND Gate
August 1986 Revised March 2000
DM74LS11 Triple 3-Input AND Gate
General Description
This device contains three inde.
74LS112 - Dual J-K Negative-edge-triggered Flip-Flops
(Hitachi Semiconductor)
19.20 20.00 Max 16 9 7.40 Max 6.30
Unit: mm
1 1.3
1.11 Max
8
0.51 Min
2.54 Min 5.06 Max
7.62
2.54 ± 0.25
0.48 ± 0.10
0.25 – 0.05 0° – 15°
Hit.
