MPC859TTS - Technical Summary

Motorola

Datasheet Details

m frequency operation of the external bus is 66 MHz.
The 133MHz/100MHz core frequencies support 2:1 mode only.
The 50MHz/66MHz core frequencies support both 1:1 and 2:1 modes Single-issue, 32-bit core (compatible with the PowerPC architecture deﬁnition) with 32, 32-bit general-purpose registers (GPRs).
The core performs branch prediction with conditional prefetch, without conditional execution.
4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see.

📁 MPC859TTS Similar Datasheet

MPC859 - Hardware Specifications (Freescale Semiconductor)
MPC850 - Connecting SP5301 to MPC850 PowerQUICC (Sipex Corporation)
MPC8533E - PowerQUICC III Integrated Processor (Freescale Semiconductor)
MPC8535E - PowerQUICC III Integrated Processor (Freescale Semiconductor)
MPC8536E - PowerQUICC III Integrated Processor (Freescale Semiconductor)
MPC853T - PowerPC processor (Freescale Semiconductor)
MPC8540 - Integrated Host Processor Reference Manual (Freescale Semiconductor)
MPC8541E - (MPC8541E / MPC8555E) Microcontrollers (Motorola Semiconductor)

Other Datasheets by Motorola

Published: Aug 10, 2007 |