Datasheet4U Logo Datasheet4U.com

74LVC1G175

Single D-type flip-flop

74LVC1G175 Features

* Wide supply voltage range from 1.65 V to 5.5 V

* 5 V tolerant inputs for interfacing with 5 V logic

* High noise immunity

* Complies with JEDEC standard:

* JESD8-7 (1.65 V to 1.95 V)

* JESD8-5 (2.3 V to 2.7 V)

* JESD8B/JESD36 (2.7 V to 3.6 V).

* ESD protection:

74LVC1G175 General Description

The 74LVC1G175 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output. The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input. Information on .

74LVC1G175 Datasheet (146.95 KB)

Preview of 74LVC1G175 PDF

Datasheet Details

Part number:

74LVC1G175

Manufacturer:

NXP ↗ Semiconductors

File Size:

146.95 KB

Description:

Single d-type flip-flop.

📁 Related Datasheet

74LVC1G17 Single Schmitt-trigger buffer (NXP)

74LVC1G17 SINGLE SCHMITT-TRIGGER BUFFER (Diodes)

74LVC1G17 Single Schmitt trigger buffer (nexperia)

74LVC1G17-Q100 Single Schmitt trigger buffer (nexperia)

74LVC1G175 Single D-type flip-flop (nexperia)

74LVC1G175-Q100 Single D-type flip-flop (NXP)

74LVC1G175-Q100 Single D-type flip-flop (nexperia)

74LVC1G10 SINGLE 3 INPUT POSITIVE NAND GATE (Diodes)

74LVC1G10 Single 3-input NAND gate (nexperia)

74LVC1G10-Q100 Single 3-input NAND gate (nexperia)

TAGS

74LVC1G175 Single D-type flip-flop NXP Semiconductors

Image Gallery

74LVC1G175 Datasheet Preview Page 2 74LVC1G175 Datasheet Preview Page 3

74LVC1G175 Distributor