* It has a Transmission Control Register (TCR) that stores receiver FIFO threshold levels to start/stop transmission during hardware and software flow control. With the FIFO Rdy register, the software gets the status of TXRDY/RXRDY for all four ports in one access. On-chip status registers provide the
SC68C752B Datasheet (288.46 KB)
SC68C752B
NXP ↗ Semiconductors
288.46 KB
64-byte fifos and motorola up interface.
SC68C752B Rev. 03 29 November 2005 www.DataSheet4U.com 5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs and Motorola µP.
📁 Related Datasheet
SC68C198 Octal UART with TTL compatibility at 3.3V and 5V supply voltages (NXP)
SC68C2550B 3.3 V and 2.5 V dual UART (NXP)
SC68C562 CMOS dual universal serial communications controller CDUSCC (NXP)
SC68C652B 5 Mbit/s (max.) with 32-byte FIFOs (NXP)
SC68C94 nullQuad universal asynchronous receiver/transmitter QUART (NXP)
SC6802 EL LAMP DRIVER IC (Silan Semiconductors)
SC680E SMBus System Clock Buffer (Cypress Semiconductor)
SC6820 GSM/GPRS/EDGE baseband (BB) chip (Spreadtrum)
SC6850 High Performance Current Mode PWM Controller (Safety-Chip)
SC68L198 Octal UART with TTL compatibility at 3.3V and 5V supply voltages (NXP)
