Datasheet4U Logo Datasheet4U.com

74ALVC74 Dual D-type flip-flop

74ALVC74 Description

INTEGRATED CIRCUITS DATA SHEET 74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger Product speciļ¬cation Supersedes data of 2003.
74ALVC74 The 74ALVC74 is a dual positive-edge triggered, D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs and c.

74ALVC74 Features

* Wide supply voltage range from 1.65 to 3.6 V
* Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).
* 3.6 V tolerant inputs/outputs
* CMOS low power consumption
* Direct interface with TTL levels (2.7 to

📥 Download Datasheet

Preview of 74ALVC74 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 74ALVC74BQ - Dual D-type flip-flop (nexperia)
  • 74ALVC74D - Dual D-type flip-flop (nexperia)
  • 74ALVC74PW - Dual D-type flip-flop (nexperia)
  • 74ALVC00 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74ALVC00-Q100 - Quad 2-input NAND gate (nexperia)
  • 74ALVC04 - Hex inverter (Philips)
  • 74ALVC08 - Low Voltage Quad 2-Input AND Gate (Fairchild Semiconductor)
  • 74ALVC125-Q100 - Quad buffer/line driver (nexperia)

📌 All Tags

Dual D-type flip-flop NXP
NXP 74ALVC74-like datasheet