Datasheet4U.com - 74AUP2G02

74AUP2G02 Datasheet, gate equivalent, NXP

Page 1 of 74AUP2G02 Page 2 of 74AUP2G02 Page 3 of 74AUP2G02
  • Preview is limited to a maximum of three pages.

PDF File Details

Part number: 74AUP2G02

Manufacturer: NXP (https://www.nxp.com/)

File Size: 173.07KB

Download: 📄 Datasheet

Description: Low-power Dual 2-input NOR Gate

📥 Download PDF (173.07KB) Datasheet Preview: 74AUP2G02

PDF File Details

Part number: 74AUP2G02

Manufacturer: NXP (https://www.nxp.com/)

File Size: 173.07KB

Download: 📄 Datasheet

Description: Low-power Dual 2-input NOR Gate

74AUP2G02 Features and benefits


* Wide supply voltage range from 0.8 V to 3.6 V
* High noise immunity
* Complies with JEDEC standards:
* JESD8-12 (0.8 V to 1.3 V)
* JESD8-11 (0.9 V t.

74AUP2G02 Application

using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is.

74AUP2G02 Description

The 74AUP2G02 provides a dual 2-input NOR function. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V o 3.6 V. This device ensures a very low static and dynamic .

Image gallery

Page 1 of 74AUP2G02 Page 2 of 74AUP2G02 Page 3 of 74AUP2G02

TAGS

74AUP2G02
Low-power
Dual
2-input
NOR
Gate
NXP

📁 Related Datasheet

74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
74AUP2G00 Low-power dual 2-input NAND gate Rev. 8 — 5 February 2013 Product data sheet 1. General description The 74AUP2G00 provides dual 2-input NA.

74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00-Q100 Low-power dual 2-input NAND gate Rev. 2 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00-Q100 provides dual 2-in.

74AUP2G04 - Low-power dual inverter (NXP)
74AUP2G04 Low-power dual inverter Rev. 6 — 17 September 2015 Product data sheet 1. General description The 74AUP2G04 provides two inverting buffers..

74AUP2G04-Q100 - Low-power dual inverter (nexperia)
74AUP2G04-Q100 Low-power dual inverter Rev. 3 — 31 January 2022 Product data sheet 1. General description The 74AUP2G04-Q100 is a dual inverter. Sch.

74AUP2G06 - DUAL INVERTERS (Diodes)
ADVANCED INFORMATION 74AUP2G06 DUAL INVERTERS WITH OPEN DRAIN OUTPUTS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed f.

74AUP2G0604 - Low-power inverting buffer (nexperia)
74AUP2G0604 Low-power inverting buffer with open-drain and inverter Rev. 3 — 31 January 2022 Product data sheet 1. General description The 74AUP2G.

74AUP2G07 - Low-power dual buffer (NXP Semiconductors)
www..com 74AUP2G07 Low-power dual buffer with open-drain output Rev. 02 — 12 June 2007 Product data sheet 1. General description The 74AU.

74AUP2G08 - Low Power Dual 2-Input AND Gate (NXP)
74AUP2G08 Low-power dual 2-input AND gate Rev. 7 — 18 January 2013 Product data sheet 1. General description The 74AUP2G08 provides the dual 2-input.

74AUP2G125 - DUAL 3-STATE BUFFER (Diodes)
NEW PRODUCT 74AUP2G125 DUAL 3-STATE BUFFER Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low po.

74AUP2G126 - DUAL 3-STATE BUFFER (Diodes)
N E WNPERWO PDRUOC TD U C T Description Pin Assignments 74AUP2G126 DUAL 3-STATE BUFFER The Advanced Ultra Low Power (AUP) CMOS logic family is des.

Since 2006. D4U Semicon.   |   Datasheet4U.com   |   Contact Us   |   Privacy Policy   |   Purchase of parts