74F109 - Positive J-K positive edge-triggered flip-flops

NXP

74F109 Datasheet Preview — Preview of 74F109 PDF

Datasheet Details

Part number	74F109
Manufacturer	NXP ↗
File Size	85.03 KB
Description	Positive J-K positive edge-triggered flip-flops
Datasheet	74F109_PhilipsSemiconductors.pdf

74F109 Product details

Description

The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs.

Features

manner without notice. This data sheet contains.

📁 74F109 Similar Datasheet

74F1056 - 8-Bit Schottky Barrier Diode Array (Fairchild Semiconductor)
74F1071 - 18-Bit Undershoot/Overshoot Clamp (Fairchild Semiconductor)
74F11 - Triple 3-Input AND Gate (National Semiconductor)
74F114 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
74F125 - Quad Buffer (Fairchild Semiconductor)
74F132 - Quad 2-Input NAND Schmitt Trigger (National Semiconductor)
74F138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS (Texas Instruments)
74F139 - Dual 1-of-4 Decoder/Demultiplexer (Fairchild Semiconductor)

Other Datasheets by NXP

74F10 - Triple 3-input NAND gate
74F112 - Dual J-K negative edge-triggered flip-flop
74F113 - Dual J-K negative edge-triggered flip-flops
74F1240 - Octal inverter buffer
74F1241 - Octal inverter buffer
74F1244 - Octal buffer

Published: Apr 3, 2005 |