Datasheet4U Logo Datasheet4U.com

74F11

Triple 3-input NAND gate

74F11 General Description

COMMERCIAL RANGE VCC = 5V ±10%, Tamb = 0°C to +70°C N74F10N, N74F11N N74F10D, N74F11D PKG DWG # SOT27-1 SOT108-1 INPUT AND OUTPUT LOADING AND FAN OUT TABLE PINS Dna, Dnb, Dnc Qn Qn Data inputs Data output (74F10) Data output (74F11) DESCRIPTION 74F (U.L.) HIGH/LOW 1.0/1.0 50/33 50/33 LOAD VALUE HIG.

74F11 Datasheet (72.12 KB)

Preview of 74F11 PDF

Datasheet Details

Part number:

74F11

Manufacturer:

NXP ↗

File Size:

72.12 KB

Description:

Triple 3-input nand gate.
INTEGRATED CIRCUITS 74F10 Triple 3-input NAND gate 74F11 Triple 3-input AND gate Product specification IC15 Data Handbook 1989 Sep 20 Philips Semico.

📁 Related Datasheet

74F10 - Triple 3-input NAND gate (NXP)
INTEGRATED CIRCUITS 74F10 Triple 3-input NAND gate 74F11 Triple 3-input AND gate Product specification IC15 Data Handbook 1989 Sep 20 Philips Semico.

74F10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
74F10 Triple 3-Input NAND Gate April 1988 Revised July 1999 74F10 Triple 3-Input NAND Gate General Description This device contains three independen.

74F10 - Triple 3-Input NAND Gate (National Semiconductor)
54F 74F10 Triple 3-Input NAND Gate December 1994 54F 74F10 Triple 3-Input NAND Gate General Description This device contains three independent gates.

74F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE (Texas Instruments)
• Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devic.

74F1056 - 8-Bit Schottky Barrier Diode Array (Fairchild Semiconductor)
74F1056 8-Bit Schottky Barrier Diode Array December 1993 Revised August 1999 74F1056 8-Bit Schottky Barrier Diode Array General Description The 74F1.

74F1071 - 18-Bit Undershoot/Overshoot Clamp (Fairchild Semiconductor)
74F1071 18-Bit Undershoot/Overshoot Clamp October 1994 Revised August 1999 74F1071 18-Bit Undershoot/Overshoot Clamp and ESD Protection Device Gener.

74F109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
54F/74F109 54F/74F109 Dual JK Positive Edge-Triggered Flip-Flop November 1994 54F/74F109 Dual JK Positive Edge-Triggered Flip-Flop General Descript.

74F109 - Positive J-K positive edge-triggered flip-flops (NXP)
INTEGRATED CIRCUITS 74F109 Positive J-K positive edge-triggered flip-flops Product specification IC15 Data Handbook 1990 Oct 23 Philips Semiconducto.

TAGS

74F11 Triple 3-input NAND gate NXP

Image Gallery

74F11 Datasheet Preview Page 2 74F11 Datasheet Preview Page 3

74F11 Distributor