* of a single U.D. The U.D. provides a fast output signal FF at output OFF, which can have a phase jitter of ± 1 system input period, to allow fast frequency locking. The slow output signal FS at output OFS, which is jitter-free, is used for fine phase control at a lower speed. Fig.1 Pinning diagram.
HEF4751V Datasheet (151.56 KB)
HEF4751V
151.56 KB
Universal divider.
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HE.
📁 Related Datasheet
HEF4750V Frequency synthesizer (NXP)
HEF4752V A.C. motor control circuit (NXP)
HEF4753B Universal timer module (NXP)
HEF4754V 18-element bar graph LCD driver (NXP)
HEF4755V Transceiver for serial data communication (NXP)
HEF4720B 256-bit/ 1-bit per word random access memories (NXP)
HEF4720V 256-bit/ 1-bit per word random access memories (NXP)
HEF4724B 8-bit addressable latch (NXP)
HEF4731B Quadruple 64-bit static shift register (NXP)
HEF4731V Quadruple 64-bit static shift register (NXP)
