NT5CC256M16DP Features
* JEDEC DDR3 Compliant - 8n Prefetch Architecture - Differential Clock(CK/) and Data Strobe(DQS/) - Double-data rate on DQs, DQS and DM
* Data Integrity - Auto Self Refresh (ASR) by DRAM built-in TS - Auto Refresh and Self Refresh Modes
* Power Saving Mode - Partial Array Self Refr
Datasheet Details
NT5CC256M16DP, NT5CC512M8DN
Nanya
3.37 MB
Industrial and automotive ddr3(l) 4gb sdram.
This datasheet PDF includes multiple part numbers: NT5CC256M16DP, NT5CC512M8DN.
Please refer to the document for exact specifications by model.
📁 Related Datasheet
📌 All Tags
