Datasheet4U Logo Datasheet4U.com

54AC109

Dual JK Positive Edge-Triggered Flip-Flop

54AC109 Features

* n n n n ICC reduced by 50% Outputs source/sink 24 mA ’ACT109 has TTL-compatible inputs Standard Military Drawing (SMD)

* ’AC109: 5962-89551

* ’ACT109: 5962-88534 Logic Symbol IEEE/IEC DS100267-1 DS100267-7 Pin Names J1, J2, K1, K2 CP1, CP2 CD1, CD2 SD1, SD2 Q1, Q2, Q1, Q2 DS10026

54AC109 General Description

The ’AC/’ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to ’AC/’ACT74 data sheet) by connecting the J and K inputs to.

54AC109 Datasheet (188.03 KB)

Preview of 54AC109 PDF

Datasheet Details

Part number:

54AC109

Manufacturer:

National Semiconductor

File Size:

188.03 KB

Description:

Dual jk positive edge-triggered flip-flop.
www.DataSheet4U.com 54AC109

* 54ACT109 Dual JK Positive Edge-Triggered Flip-Flop August 1998 54AC109

* 54ACT109 Dual JK Positive Ed.

📁 Related Datasheet

54AC10 - Triple 3-Input NAND Gate (National Semiconductor)
.. 54AC10 Triple 3-Input NAND Gate July 1998 54AC10 Triple 3-Input NAND Gate General Description The ’AC10 contains three, 3-input.

54AC11 - Triple 3-Input AND Gate (National Semiconductor)
.. 54AC11 Triple 3-Input AND Gate July 1998 54AC11 Triple 3-Input AND Gate General Description The ’AC11 contains three 3-input AN.

54AC11002 - QUADRUPLE 2-INPUT POSITIVE-NOR GATES (Texas Instruments)
54AC11002, 74AC11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configuration Min.

54AC11010 - TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)
• Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise • EPIC™ (Enhanced-Perform.

54AC11011 - TRIPLE 3-INPUT POSITIVE-AND GATES (Texas Instruments)
• Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configuration Minimizes High-Speed Switching Noise • EPIC™ (Enhanced-Perform.

54AC11021 - Dual 4-Input Positive-AND Gates (Texas Instruments)
ăą • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise • EPIC (Enhanced-Perf.

54AC11027 - TRIPLE 3-INPUT POSITIVE-NOR GATES (Texas Instruments)
ăą 54AC11027, 74AC11027 TRIPLE 3ĆINPUT POSITIVEĆNOR GATES • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Mi.

54AC11030 - 8-Input Positive-NAND Gates (Texas Instruments)
ą • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise • EPIC (Enhanced-Perfo.

TAGS

54AC109 Dual Positive Edge-Triggered Flip-Flop National Semiconductor

Image Gallery

54AC109 Datasheet Preview Page 2 54AC109 Datasheet Preview Page 3

54AC109 Distributor