Datasheet4U Logo Datasheet4U.com

54S04 - HEX INVERTING GATES

📥 Download Datasheet

Preview of 54S04 PDF
datasheet Preview Page 2 datasheet Preview Page 3

54S04 Product details

Description

This device contains six independent gates each of which performs the logic INVERT function Connection Diagram Dual-In-Line Package June 1989 TL F 6442 1 Order Number DM54S04J DM54S04W DM74S04M or DM74S04N See NS Package Number J14A M14A N14A or W14B Function Table YeA Input Output AY LH HL H e High Logic Level L e Low Logic Level C1995 National Semiconductor Corporation TL F 6442 RRD-B30M105 Printed in U S A Absolute Maximum Ratings (Note) If Military Aerospace specified d

📁 54S04 Similar Datasheet

  • 54S10 - STTL type three 3-input NAND gate (TW)
  • 54S112 - STTL double-J-K flip-flop (TW)
  • 54S138 - STTL type 3-to-8 line decoder/demodulator (BDTIC)
  • 54S15 - STTL type three 3-input AND gate (TW)
  • 54S189 - 64-Bit Bipolar Scratch Pad Memory (Signetics)
  • 54S200 - TTL 256 x 1 RAM (Signetics)
  • 54S201 - TTL 256 x 1 RAM (Signetics)
  • 54S257 - QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS (Texas Instruments)
Other Datasheets by National Semiconductor
Published: |