* Y VCC (Max) b VOL RMIN e IOL b N3 (IIL) Where N1 (IOH) e total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) e total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) e total maximum input low current for all inputs tied to pull-up resistor
DM54LS03 Datasheet (127.11 KB)
DM54LS03
National Semiconductor
127.11 KB
Quad 2-input nand gates with open-collector outputs.
54LS03 DM54LS03 DM74LS03 Quad 2-Input NAND Gates with Open-Collector Outputs June 1989 54LS03 DM54LS03 DM74LS03 Quad 2-Input NAND Gates with Open-Co.
📁 Related Datasheet
DM54LS00 Quad 2-Input NAND Gates (National Semiconductor)
DM54LS02 Quad 2-Input NOR Gates (National Semiconductor)
DM54LS04 Hex Inverting Gates (National Semiconductor)
DM54LS08 Quad 2-Input AND Gates (National Semiconductor)
DM54LS10 Triple 3-Input NAND Gates (National Semiconductor)
DM54LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs (National Semiconductor)
DM54LS11 Triple 3-Input AND Gates (National Semiconductor)
DM54LS112A NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
DM54LS125A Quad TRI-STATE Buffers (National Semiconductor)
DM54LS132 NAND Gates (National Semiconductor)
TAGS
Image Gallery
