Datasheet4U Logo Datasheet4U.com

DM54LS109A

Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs

DM54LS109A Features

* Y Alternate Military Aerospace device (54LS109) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6368

* 1 Order Number 54LS109DMQB 54LS109FMQB DM54LS109AJ DM54LS109AW DM74LS109AM or DM74LS109AN See NS P

DM54LS109A General Description

This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs The J and K data is accepted by the flip-flop on the rising edge of the clock pulse The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of.

DM54LS109A Datasheet (135.00 KB)

Preview of DM54LS109A PDF

Datasheet Details

Part number:

DM54LS109A

Manufacturer:

National Semiconductor

File Size:

135.00 KB

Description:

Dual positive-edge-triggered j-k flip-flops with preset/ clear/ and complementary outputs.
54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs June 1989 54LS109 DM54LS109A D.

📁 Related Datasheet

DM54LS10 - Triple 3-Input NAND Gates (National Semiconductor)
54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates June 1989 54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates General Description This device cont.

DM54LS11 - Triple 3-Input AND Gates (National Semiconductor)
54LS11 DM54LS11 DM74LS11 Triple 3-Input AND Gates June 1989 54LS11 DM54LS11 DM74LS11 Triple 3-Input AND Gates General Description This device contai.

DM54LS112A - NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
.. .. .. .

DM54LS125A - Quad TRI-STATE Buffers (National Semiconductor)
54LS125A DM54LS125A DM74LS125A Quad TRI-STATE Buffers June 1989 54LS125A DM54LS125A DM74LS125A Quad TRI-STATE Buffers General Description This devic.

DM54LS132 - NAND Gates (National Semiconductor)
DM54LS132 DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs DM54LS132 DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs Gene.

DM54LS138 - Decoders/Demultiplexers (National Semiconductor)
54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 Decoders Demultiplexers June 1989 54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 De.

DM54LS139 - Decoders/Demultiplexers (National Semiconductor)
54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 Decoders Demultiplexers June 1989 54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 De.

DM54LS14 - Hex Inverters with Schmitt Trigger Inputs (National Semiconductor)
54LS14 DM74LS14 Hex Inverters with Schmitt Trigger Inputs June 1989 54LS14 DM74LS14 Hex Inverters with Schmitt Trigger Inputs General Description Th.

TAGS

DM54LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs National Semiconductor

Image Gallery

DM54LS109A Datasheet Preview Page 2 DM54LS109A Datasheet Preview Page 3

DM54LS109A Distributor