* Y LS174 contains six flip-flops with single-rail outputs Y LS175 contains four flip-flops with double-rail outputs Y Buffered clock and direct clear inputs Y Individual data input to each flip-flop Y Applications include Buffer storage registers Shift registers Pattern generators Y Typical clock fre
DM54LS175 Datasheet (174.66 KB)
DM54LS175
National Semiconductor
174.66 KB
Hex/quad d flip-flops with clear.
54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM74LS175 Hex Quad D Flip-Flops with Clear June 1989 54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM7.
📁 Related Datasheet
DM54LS174 Hex/Quad D Flip-Flops with Clear (National Semiconductor)
DM54LS10 Triple 3-Input NAND Gates (National Semiconductor)
DM54LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs (National Semiconductor)
DM54LS11 Triple 3-Input AND Gates (National Semiconductor)
DM54LS112A NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
DM54LS125A Quad TRI-STATE Buffers (National Semiconductor)
DM54LS132 NAND Gates (National Semiconductor)
DM54LS138 Decoders/Demultiplexers (National Semiconductor)
DM54LS139 Decoders/Demultiplexers (National Semiconductor)
DM54LS14 Hex Inverters with Schmitt Trigger Inputs (National Semiconductor)
