DM54LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops on the falling edge of the clock pulse The clock triggering occurs at a voltage level and is not directly related to the transition time of the negat
