Datasheet4U Logo Datasheet4U.com

DM54LS73A

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

DM54LS73A General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops on the falling edge of the clock pulse The clock triggering occurs at a voltage level and is not directly related to the transition time of the negat.

DM54LS73A Datasheet (139.87 KB)

Preview of DM54LS73A PDF

Datasheet Details

Part number:

DM54LS73A

Manufacturer:

National Semiconductor

File Size:

139.87 KB

Description:

Dual negative-edge-triggered master-slave j-k flip-flops.
DM54LS73A DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs June 1989 DM54LS73A DM74LS73A Dual.

📁 Related Datasheet

DM54LS74A - Dual Positive-Edge-Triggered D Flip-Flops with Preset/ Clear and Complementary Outputs (National Semiconductor)
54LS74 DM54LS74A DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset Clear and Complementary Outputs June 1989 54LS74 DM54LS74A DM74LS74.

DM54LS00 - Quad 2-Input NAND Gates (National Semiconductor)
54LS00 DM54LS00 DM74LS00 Quad 2-Input NAND Gates June 1989 54LS00 DM54LS00 DM74LS00 Quad 2-Input NAND Gates General Description This device contains.

DM54LS02 - Quad 2-Input NOR Gates (National Semiconductor)
54LS02 DM54LS02 DM74LS02 Quad 2-Input NOR Gates June 1989 54LS02 DM54LS02 DM74LS02 Quad 2-Input NOR Gates General Description This device contains f.

DM54LS03 - Quad 2-Input NAND Gates with Open-Collector Outputs (National Semiconductor)
54LS03 DM54LS03 DM74LS03 Quad 2-Input NAND Gates with Open-Collector Outputs June 1989 54LS03 DM54LS03 DM74LS03 Quad 2-Input NAND Gates with Open-Co.

DM54LS04 - Hex Inverting Gates (National Semiconductor)
54LS04 DM54LS04 DM74LS04 Hex Inverting Gates June 1989 54LS04 DM54LS04 DM74LS04 Hex Inverting Gates General Description This device contains six ind.

DM54LS08 - Quad 2-Input AND Gates (National Semiconductor)
54LS08 DM54LS08 DM74LS08 Quad 2-Input AND Gates June 1989 54LS08 DM54LS08 DM74LS08 Quad 2-Input AND Gates General Description This device contains f.

DM54LS10 - Triple 3-Input NAND Gates (National Semiconductor)
54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates June 1989 54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates General Description This device cont.

DM54LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs (National Semiconductor)
54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs June 1989 54LS109 DM54LS109A D.

TAGS

DM54LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops National Semiconductor

Image Gallery

DM54LS73A Datasheet Preview Page 2 DM54LS73A Datasheet Preview Page 3

DM54LS73A Distributor