Datasheet4U Logo Datasheet4U.com

DM7476 - Dual Master-Slave J-K Flip-Flops

📥 Download Datasheet

Preview of DM7476 PDF
datasheet Preview Page 2 datasheet Preview Page 3

DM7476 Product details

Description

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flop after a complete clock pulse While the clock is low the slave is isolated from the master On the positive transition of the clock the data from the J and K inputs is transferred to the master While the clock is high the J and K inputs are disabled On the negative transition of the clock the data from the master is trans- ferred to the slave The l

Features

📁 DM7476 Similar Datasheet

  • DM7473 - Dual Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
  • DM7474 - Dual Positive-Edge-Triggered D-Type Flip-Flop (Fairchild Semiconductor)
  • DM7474M - Dual Positive-Edge-Triggered D-Type Flip-Flop (Fairchild Semiconductor)
  • DM7474N - Dual Positive-Edge-Triggered D-Type Flip-Flop (Fairchild Semiconductor)
  • DM7400 - Quad 2-Input NAND Gates (Fairchild Semiconductor)
  • DM7402 - Quad 2-Input NOR Gates (Fairchild Semiconductor)
  • DM7403 - Quad 2-Input NAND Gates with Open-Collector Outputs (Fairchild Semiconductor)
  • DM7404 - Hex Inverting Gates (Fairchild Semiconductor)
Other Datasheets by National Semiconductor
Published: |