.
K561TM2 - 2-stage (Master-slave) D flip-flop
Корпус: DIP-14 Микросхема К561ТМ2 представляет собой два двухступенчатых (master-slave) D-триггера со входами асинхронной установки и сброса и против.7476 - Dual Master-Slave J-K Flip-Flops
DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs September 1986 Revised July 2001 DM7476 Dual Master-Slave J-K .TC4027 - DUAL J-K MASTER-SLAVE FLIP FLOP
TC4027BP/BF/BFN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4027BP,TC4027BF,TC4027BFN TC4027B Dual J-K Master-Slave Flip Flop TC4027.HCF4095B - GATE J-K MASTER-SLAVE FLIP-FLOPS
HCC/HCF4095B HCC/HCF4096B GATE J-K MASTER-SLAVE FLIP-FLOPS . . . . . . . 16 MHz TOGGLE RATE (typ.) AT VDD - VSS = 10V GATED INPUTS QUIESCENT CURRENT.74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised April 2000 DM74S1.CD4027BE - CMOS DUAL J-K MASTER-SLAVER FLIP-FLOP
Data sheet acquired from Harris Semiconductor SCHS032C − Revised October 2003 The CD4027B types are supplied in 16-lead hermetic dual-in-line ceramic .DM7473 - Dual Master-Slave J-K Flip-Flop
DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs September 1986 Revised February 2000 DM7473 Dual Master-Slave J-K Flip-.DM7476 - Dual Master-Slave J-K Flip-Flop
DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs September 1986 Revised February 2000 DM7476 Dual Master-Slave .CD4027BF - CMOS DUAL J-K MASTER-SLAVER FLIP-FLOP
Data sheet acquired from Harris Semiconductor SCHS032C − Revised October 2003 The CD4027B types are supplied in 16-lead hermetic dual-in-line ceramic .CD4027BCN - Dual J-K Master/Slave Flip-Flop
CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset October 1987 Revised January 1999 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and .DM74LS112A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised March 2000 DM74.DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops
DM54LS107A DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs June 1989 DM54LS107A DM74LS107A .TC4027BP - DUAL J-K MASTER-SLAVE FLIP-FLOP
TC4027BP/BF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4027BP, TC4027BF TC4027B Dual J-K Master-Slave Flip Flop TC4027B is J-K mast.LM4308 - Mobile Pixel Link Two (MPL-2) - 18-bit CPU Display Interface Master/Slave
LM4308 www.ti.com SNLS225C – AUGUST 2007 – REVISED MAY 2013 LM4308 Mobile Pixel Link Two (MPL-2) – 18-bit CPU Display Interface Master/Slave Check .HCF4027B - DUAL-J-K MASTER-SLAVE FLIP-FLOP
HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP . . . . . . . . SET-RESET CAPABILITY STATIC FLIP-FLOP OPERATION - RETAINS STATE INDEFINITELY WITH CLOCK.