Datasheet4U Logo Datasheet4U.com

74LS73 Datasheet - Fairchild Semiconductor

74LS73 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the neg.

74LS73 Datasheet (53.28 KB)

Preview of 74LS73 PDF
74LS73 Datasheet Preview Page 2 74LS73 Datasheet Preview Page 3

Datasheet Details

Part number:

74LS73

Manufacturer:

Fairchild Semiconductor

File Size:

53.28 KB

Description:

Dual negative-edge-triggered master-slave j-k flip-flops.

📁 Related Datasheet

74LS73 Dual J-K Flip-Flops (Hitachi Semiconductor)

74LS73 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)

74LS73A Dual J-K Flip-Flops (Hitachi Semiconductor)

74LS74 LOW-POWER SCHOTTKY (ON Semiconductor)

74LS74 Dual Positive-Edge-Triggered D Flip-Flops (Fairchild Semiconductor)

74LS74 Dual D-type Positive Edge-triggered Flip-Flops (Hitachi Semiconductor)

74LS74 Dual Positive-Edge-Triggered D Flip-Flops (National Semiconductor)

TAGS

74LS73 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops Fairchild Semiconductor

74LS73 Distributor