Datasheet4U Logo Datasheet4U.com

74LS74A - Dual Positive-Edge-Triggered D Flip-Flops

Datasheet Summary

Description

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs.

The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse.

📥 Download Datasheet

Datasheet preview – 74LS74A

Datasheet Details

Part number 74LS74A
Manufacturer Fairchild Semiconductor
File Size 66.39 KB
Description Dual Positive-Edge-Triggered D Flip-Flops
Datasheet download datasheet 74LS74A Datasheet
Additional preview pages of the 74LS74A datasheet.

📁 Similar Datasheet

  • 74LS74A - DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
  • 74LS74A - Dual Positive-Edge-Triggered D Flip-Flops (National Semiconductor)
  • 74LS74A - Dual D-Type Positive-Edge-Triggered Flip-Flop (Texas Instruments)
  • 74LS74 - LOW-POWER SCHOTTKY (ON Semiconductor)
  • 74LS74 - Dual D-type Positive Edge-triggered Flip-Flops (Hitachi Semiconductor)
  • 74LS74 - Dual D-Type Positive-Edge-Triggered Flip-Flop (Texas Instruments)
  • 74LS73 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • 74LS73 - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
  • 74LS73A - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • 74LS75 - Quadruple Bistable Latches (Hitachi Semiconductor)
Other Datasheets by Fairchild Semiconductor
  • 74LS73 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
  • 74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
  • 74LS75 - Quad Latch
  • 74LS00 - Quad 2-Input NAND Gate
  • 74LS02 - Quad 2-Input NOR Gate
  • 74LS03 - Quad 2-Input NAND Gates
  • 74LS04 - Hex Inverting Gates
  • 74LS05 - Hex Inverters

Full PDF Text Transcription

Click to expand full text
DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs August 1986 Revised March 2000 DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated.
Published: |