Datasheet4U.com - 74LS107

74LS107 Datasheet, flip-flops equivalent, ETC

Page 1 of 74LS107 Page 2 of 74LS107 Page 3 of 74LS107
  • Preview is limited to a maximum of three pages.

PDF File Details

Part number: 74LS107

Manufacturer: ETC

File Size: 143.69KB

Download: 📄 Datasheet

Description: Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

📥 Download PDF (143.69KB) Datasheet Preview: 74LS107

PDF File Details

Part number: 74LS107

Manufacturer: ETC

File Size: 143.69KB

Download: 📄 Datasheet

Description: Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

74LS107 Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops on the falling edge of the clock pulse The clock triggering occurs at a voltage level and is not di.

Image gallery

Page 1 of 74LS107 Page 2 of 74LS107 Page 3 of 74LS107

TAGS

74LS107
Dual
Negative-Edge-Triggered
Master-Slave
J-K
Flip-Flops
ETC

📁 Related Datasheet

74LS10 - TRIPLE 3-INPUT NAND GATE (ON Semiconductor)
SN54/74LS10 TRIPLE 3-INPUT NAND GATE TRIPLE 3-INPUT NAND GATE VCC 14 13 12 11 10 9 8 LOW POWER SCHOTTKY 1 2 3 4 5 6 7 GND 14 1 J SUFFIX CERA.

74LS109 - Dual J-K Flip-Flop (Agere Systems)
www..com www..com www..com www..com .

74LS109A - LOW POWER SCHOTTKY (ON Semiconductor)
www..com SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop The SN74LS109A consists of two high speed completely independent transition .

74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
DM74LS11 Triple 3-Input AND Gate August 1986 Revised March 2000 DM74LS11 Triple 3-Input AND Gate General Description This device contains three inde.

74LS112 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hit.

74LS112A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS112A dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs.

74LS114A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
SN54/74LS114A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54/ 74LS114A offers common clock and common clear inputs and individual J, K, and set in.

74LS12 - Dual Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hit.

74LS121 - monostable multivibrator featuring both positive and negative edge triggering (National)
54121 DM54121 DM74121 One-Shot with Clear and Complementary Outputs June 1989 54121 DM54121 DM74121 One-Shot with Clear and Complementary Outputs Ge.

74LS122 - Retriggerable Monostable Multivibrators (Texas Instruments)
SN54122, SN54123, SN54130, SN54LS122, SN54LS123, SN74122, SN74123, SN74130, SN74LS122, SN74LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS SDLS043 – DEC.

Since 2006. D4U Semicon.   |   Datasheet4U.com   |   Contact Us   |   Privacy Policy   |   Purchase of parts