Datasheet4U Logo Datasheet4U.com

74LS107 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

📥 Download Datasheet

Preview of 74LS107 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
74LS107
Manufacturer
ETC
File Size
143.69 KB
Datasheet
download datasheet 74LS107_ETC.pdf
Description
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

74LS107 Product details

Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops on the falling edge of the clock pulse The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse The data on the J and K inputs may change while the clock is high or low without affecting the outputs as long as setup and hold times are not violated A low logic le

📁 74LS107 Similar Datasheet

  • 74LS10 - TRIPLE 3-INPUT NAND GATE (ON Semiconductor)
  • 74LS109 - Dual J-K Flip-Flop (Agere Systems)
  • 74LS109A - LOW POWER SCHOTTKY (ON Semiconductor)
  • 74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • 74LS112 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • 74LS112A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
  • 74LS114A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
  • 74LS12 - Dual Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
Other Datasheets by ETC
Published: |