Datasheet4U Logo Datasheet4U.com

74LS107 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

📥 Download Datasheet  Datasheet Preview Page 1

Description

DM54LS107A DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs June 1989 DM54LS107A DM74LS107A .
This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops.

📥 Download Datasheet

Preview of 74LS107 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Specifications

Part number
74LS107
Manufacturer
ETC
File Size
143.69 KB
Datasheet
74LS107_ETC.pdf
Description
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops

74LS107 Distributors

📁 Related Datasheet

  • 74LS10 - TRIPLE 3-INPUT NAND GATE (ON Semiconductor)
  • 74LS109 - Dual J-K Flip-Flop (Agere Systems)
  • 74LS109A - LOW POWER SCHOTTKY (ON Semiconductor)
  • 74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • 74LS112 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • 74LS112A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

📌 All Tags

ETC 74LS107-like datasheet