Datasheet4U Logo Datasheet4U.com

74LS10 TRIPLE 3-INPUT NAND GATE

📥 Download Datasheet  Datasheet Preview Page 1

Description

SN54/74LS10 TRIPLE 3-INPUT NAND GATE TRIPLE 3-INPUT NAND GATE VCC 14 13 12 11 10 9 8 LOW POWER SCHOTTKY 1 2 3 4 5 6 7 GND 14 1 J SUFFIX CERA.

📥 Download Datasheet

Preview of 74LS10 PDF
datasheet Preview Page 2

74LS10 Distributors

📁 Related Datasheet

  • 74LS107 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (ETC)
  • 74LS109 - Dual J-K Flip-Flop (Agere Systems)
  • 74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • 74LS112 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • 74LS112A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
  • 74LS114A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

📌 All Tags

ON Semiconductor 74LS10-like datasheet