Datasheet4U Logo Datasheet4U.com

74LS109A Datasheet - ON Semiconductor

74LS109A LOW POWER SCHOTTKY

www.DataSheet4U.com SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins together. http://onsemi.com MODE SELECT TRUTH TABLE INPUTS OPERATING MODE SD Set Reset (Clear) Undetermined Load “1” (Set) Hold Toggle Load .

74LS109A Datasheet (94.79 KB)

Preview of 74LS109A PDF
74LS109A Datasheet Preview Page 2 74LS109A Datasheet Preview Page 3

Datasheet Details

Part number:

74LS109A

Manufacturer:

ON Semiconductor ↗

File Size:

94.79 KB

Description:

Low power schottky.

📁 Related Datasheet

74LS109 Dual J-K Flip-Flop (Agere Systems)

74LS109A Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)

74LS10 TRIPLE 3-INPUT NAND GATE (ON Semiconductor)

74LS10 Triple 3-Input NAND Gate (Fairchild Semiconductor)

74LS107 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (ETC)

74LS11 Triple 3-Input AND Gate (Fairchild Semiconductor)

74LS112 Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)

74LS112A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

TAGS

74LS109A LOW POWER SCHOTTKY ON Semiconductor

74LS109A Distributor