74LS112
Hitachi Semiconductor
76.76 KB
Dual j-k negative-edge-triggered flip-flops.
19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 0.05 0° <.
📁 Related Datasheet
74LS11 Triple 3-Input AND Gate (Fairchild Semiconductor)
74LS112A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
74LS114A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
74LS10 TRIPLE 3-INPUT NAND GATE (ON Semiconductor)
74LS10 Triple 3-Input NAND Gate (Fairchild Semiconductor)
74LS107 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (ETC)
74LS109 Dual J-K Flip-Flop (Agere Systems)
74LS109A LOW POWER SCHOTTKY (ON Semiconductor)
74LS109A Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
