Datasheet4U Logo Datasheet4U.com

74LS76 - Dual JK Flip-Flop

74LS76 Description

SN74LS76A Dual JK Flip-Flop with Set and Clear The SN74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs.These dual flip-.

74LS76 Applications

* and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended,

📥 Download Datasheet

Preview of 74LS76 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 74LS73 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
  • 74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
  • 74LS74A - DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
  • 74LS75 - Quad Latch (Fairchild Semiconductor)
  • 74LS77 - 4-BIT D LATCH LOW-POWER SCHOTTKY (Motorola)
  • 74LS783 - Synchronous Address Multiplexer (Motorola)
  • 74LS793 - 8-Bit Latch/Register (Monolithic)
  • 74LS794 - 8-Bit Latch/Register (Monolithic)

📌 All Tags

Dual Flip-Flop ON Semiconductor
ON Semiconductor 74LS76-like datasheet