Datasheet4U Logo Datasheet4U.com

74LS76A - Dual JK Flip-Flop

This page provides the datasheet information for the 74LS76A, a member of the 74LS76 Dual JK Flip-Flop family.

📥 Download Datasheet

Datasheet preview – 74LS76A

Datasheet Details

Part number 74LS76A
Manufacturer ON Semiconductor
File Size 93.91 KB
Description Dual JK Flip-Flop
Datasheet download datasheet 74LS76A Datasheet
Additional preview pages of the 74LS76A datasheet.

📁 Similar Datasheet

  • 74LS76A - DUAL J-K FLIP-FLOPS (Texas Instruments)
  • 74LS76A - DUAL JK FLIP-FLOP (Motorola)
  • 74LS76 - Dual J-K Flip-Flop (Hitachi Semiconductor)
  • 74LS76 - DUAL JK FLIP-FLOP (ETC)
  • 74LS76 - DUAL J-K FLIP-FLOPS (Texas Instruments)
  • 74LS73 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
  • 74LS73 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • 74LS73 - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
  • 74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
  • 74LS73A - Dual J-K Flip-Flops (Hitachi Semiconductor)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
SN74LS76A Dual JK Flip-Flop with Set and Clear The SN74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the HIGH-to-LOW clock transitions.
Published: |