74LS76 - Dual J-K Flip-Flop

Hitachi Semiconductor

Datasheet Details

Part number	74LS76
Manufacturer	Hitachi Semiconductor
File Size	72.28 KB
Description	Dual J-K Flip-Flop
Datasheet	74LS76 Datasheet
Additional preview pages of the 74LS76 datasheet.

📁 Similar Datasheet

74LS76 - Dual JK Flip-Flop (ON Semiconductor)
74LS76 - DUAL JK FLIP-FLOP (ETC)
74LS76 - DUAL J-K FLIP-FLOPS (Texas Instruments)
74LS76A - Dual JK Flip-Flop (ON Semiconductor)
74LS76A - DUAL J-K FLIP-FLOPS (Texas Instruments)
74LS76A - DUAL JK FLIP-FLOP (Motorola)
74LS73 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
74LS73 - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
74LS74 - LOW-POWER SCHOTTKY (ON Semiconductor)

Other Datasheets by Hitachi Semiconductor

74LS73 - Dual J-K Flip-Flops
74LS73A - Dual J-K Flip-Flops
74LS74 - Dual D-type Positive Edge-triggered Flip-Flops
74LS75 - Quadruple Bistable Latches
74LS01 - Quadruple 2-input Positive NAND Gates
74LS02 - Quadruple 2-input Positive NOR Gates
74LS03 - Quadruple 2-input Positive NAND Gates
74LS05 - Hex Inverters

Full PDF Text Transcription

Click to expand full text

19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hitachi Code JEDEC EIAJ Weight (reference value) + 0.13 DP-16 Conforms Conforms 1.07 g Unit: mm 10.06 10.5 Max 16 9 5.5 1 *0.22 ± 0.05 0.20 ± 0.04 8 0.80 Max 2.20 Max 0.20 7.80 + – 0.30 1.15 0° – 8° 0.70 ± 0.20 1.27 *0.42 ± 0.08 0.40 ± 0.06 0.12 M Hitachi Code JEDEC EIAJ Weight (reference value) FP-16DA — Conforms 0.24 g *Dimension including the plating thickness Base material dimension 0.10 ± 0.10 0.15 Unit: mm 9.9 10.3 Max 16 9 3.95 1 1.27 0.635 Max 8 0.11 0.14 + – 0.04 1.75 Max *0.22 ± 0.03 0.20 ± 0.03 0.10 6.10 + – 0.30 1.08 0° – 8° 0.67 0.60 + – 0.20 *0.42 ± 0.08 0.40 ± 0.06 0.15 0.

Published: Apr 23, 2005 |