CAT24C03 Datasheet PDF - ON Semiconductor 2-Kb and 4-Kb I2C Serial EEPROM Specs

CAT24C03 - 2-Kb and 4-Kb I2C Serial EEPROM

Datasheet Summary

Description

The CAT24C03/05 is a 2 Kb/4

organized internally as 16/32 pages of 16 bytes each, for a total of 256x8/512x8 bits.

These devices support both Standard (100 kHz) as well as Fast (400 kHz) I2C protocol.

Features

Supports Standard and Fast I2C Protocol.
1.8 V to 5.5 V Supply Voltage Range.
16.
Byte Page Write Buffer.
Hardware Write Protection for Upper Half of Memory.
Schmitt Triggers and Noise Suppression Filters on I2C Bus Inputs (SCL and SDA).
Low Power CMOS Technology.
1,000,000 Program/Erase Cycles.
100 Year Data Retention.
Industrial Temperature Range.
These Devices are Pb.
Free, Halogen Free/BF.

Datasheet Details

Part number	CAT24C03
Manufacturer	ON Semiconductor
File Size	159.62 KB
Description	2-Kb and 4-Kb I2C Serial EEPROM
Datasheet	CAT24C03 Datasheet
Additional preview pages of the CAT24C03 datasheet.

📁 Similar Datasheet

CAT24C03 - I2C Serial EEPROM (Catalyst Semiconductor)

CAT24C00 - 128-Bit Serial EEPROM (Catalyst Semiconductor)

CAT24C01 - Serial EPROM (Catalyst Semiconductor)

CAT24C01B - 1K-Bit Serial EEPROM (Catalyst Semiconductor)

CAT24C01BPA-1.8TE13 - 1K-Bit Serial EEPROM (Catalyst Semiconductor)

CAT24C02 - Serial EPROM (Catalyst Semiconductor)

CAT24C021 - Serial CMOS E2PROM / Precision Reset Controller and Watchdog Timer (Catalyst Semiconductor)

CAT24C022 - Serial CMOS E2PROM / Precision Reset Controller and Watchdog Timer (Catalyst Semiconductor)

CAT24C023 - Serial CMOS E2PROM / Precision Reset Controller and Watchdog Timer (Catalyst Semiconductor)

CAT24C02C - 2K-Bit Serial E2PROM (Catalyst Semiconductor)

Full PDF Text Transcription

Click to expand full text

CAT24C03, CAT24C05 2-Kb and 4-Kb I2C Serial EEPROM with Partial Array Write Protection Description The CAT24C03/05 is a 2−Kb/4−Kb CMOS Serial EEPROM device organized internally as 16/32 pages of 16 bytes each, for a total of 256x8/512x8 bits. These devices support both Standard (100 kHz) as well as Fast (400 kHz) I2C protocol. Data is written by providing a starting address, then loading 1 to 16 contiguous bytes into a Page Write Buffer, and then writing all data to non−volatile memory in one internal write cycle. Data is read by providing a starting address and then shifting out data serially while automatically incrementing the internal address count. Write operations can be inhibited for upper half of memory by taking the WP pin High.

Published: Apr 1, 2020 |