Datasheet4U Logo Datasheet4U.com

MC100EP31 3.3V / 5V ECL D Flip-Flop

MC100EP31 Description

MC10EP31, MC100EP31 3.3 V / 5 V ECL D Flip‐Flop with Set and Reset .
The MC10/100EP31 is a D flip-flop with set and reset.

MC100EP31 Features

* 340 ps Typical Propagation Delay
* Maximum Frequency = > 3 GHz Typical
* PECL Mode Operating Range: VCC = 3.0 V to 5.5 V with VEE = 0 V
* NECL Mode Operating Range: VCC = 0 V with VEE =
* 3.0 V to
* 5.5 V
* Open Input Default State
* Q

MC100EP31 Applications

* requiring the fastest AC performance available. Both set and reset inputs are asynchronous, level triggered signals. Data enters the master portion of the flip-flop when CLK is low and is transferred to the slave, and thus the outputs, upon a positive transition of the CLK. The 100 Series contains t

📥 Download Datasheet

Preview of MC100EP31 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • MC100EP111 - LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP221 - LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP223 - Low Voltage 1:22 Differential PECL/HSTL Clock Driver (Motorola Semiconductor)
  • MC100E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
  • MC100E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC100E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC100E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC100E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)

📌 All Tags

3.3V ECL Flip-Flop ON Semiconductor
ON Semiconductor MC100EP31-like datasheet