MN101C62 Datasheet - Panasonic Semiconductor

MN101C62 The lower limit for operation guarantee

MN101C62D , MN101C62F Type ROM (× 8-bit) RAM (× 8-bit) Package Minimum Instruction Execution Time MN101C62D [ES (Engineering Sample) available] 64 K 2K LQFP080-P-1414A Lead-free Standard: 0.10 µs (at 4.5 V to 5.5 V, 20 MHz) 0.25 µ s (at 2.7 V to 5.5 V, 8 MHz) 1.00 µ s (at 2.0 V to 5.5 V, 2 MHz) 125 µ s (at 2.0 V to 5.5 V, 32 kHz) Double speed: 0.125 µs (at 4.5 V to 5.5 V, 8 MHz) 0.25 µs (at 3.0 V to 5.5 V, 4 MHz) 62.5 µ s (at 2.0 V to 5.5 V, 32 kHz) MN101C62F (under developme.

MN101C62 Features

* third party, nor grants any license. (3) We are not liable for the infringement of rights owned by a third party arising out of the use of the product or technologies as described in this material. (4) The products described in this material are intended to be used for standard applications or gene

MN101C62 Datasheet (377.35 KB)