* Typical tSK(o) (Output Skew) < 250ps
* ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
* VCC = 3.3V ± 0.3V, Normal Range
* VCC = 2.7V to 3.6V, Extended Range
* CMOS power levels (0.4μ W typ. static)
* All inpu
74LVCH162245A Datasheet (409.06 KB)
74LVCH162245A
409.06 KB
3.3v cmos 16-bit bus transceiver.
IDT74LVCH162245A 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 5V TOLERANT I/O
3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 5 VOLT TOLERANT I/O AND BUS-HOLD
INDUSTR.
📁 Related Datasheet
74LVCH162245A - 16-bit transceiver
(Philips)
INTEGRATED CIRCUITS
DATA SHEET
74LVC162245A; 74LVCH162245A
16-bit transceiver with direction pin; 30 Ω series termination resistors; 5 V tolerant inp.
74LVCH162245A - 16-bit transceiver
(nexperia)
74LVC162245A; 74LVCH162245A
16-bit transceiver with direction pin; 30 Ω series termination
resistors; 5 V tolerant input/output; 3-state
Rev. 8 — 2.
74LVCH162244A - 16-bit buffer/line driver
(NXP)
INTEGRATED CIRCUITS
74LVC162244A/74LVCH162244A 16-bit buffer/line driver; with 30Ω series termination resistors, 5V input/output tolerant (3-State)
P.
74LVCH162244A - 16-bit buffer/line driver
(nexperia)
74LVC162244A; LVCH162244A
16-bit buffer/line driver; 30 Ω series termination resistors;
5 V tolerant input/output; 3-state
Rev. 8 — 23 September 20.
74LVCH162373A - 16-bit D-type transparent latch
(nexperia)
74LVC162373A; 74LVCH162373A
16-bit D-type transparent latch; 30 Ω series termination
resistors; 5 V tolerant inputs/outputs; 3-state
Rev. 6 — 16 Se.
74LVCH162373A - 16-bit D-type transparent latch
(Philips)
INTEGRATED CIRCUITS
DATA SHEET
74LVC162373A; 74LVCH162373A
16-bit D-type transparent latch with 30 Ω series termination resistors; 5 V input/output t.
74LVCH162374A - 16-bit edge triggered D-type flip-flop
(NXP)
INTEGRATED CIRCUITS
DATA SHEET
74LVC162374A; 74LVCH162374A 16-bit edge triggered D-type flip-flop with 30 Ω series termination resistors; 5 V input/.
74LVCH162374A - 16-bit edge-triggered D-type flip-flop
(nexperia)
74LVCH162374A
16-bit edge-triggered D-type flip-flop with 30 Ω series
termination resistors; 5 V input/output tolerant; 3-state
Rev. 5 — 20 April 2.
