82V3399 - Clock Generatiion

Renesas

82V3399 Datasheet Preview — Preview of 82V3399 PDF

Datasheet Details

Part number	82V3399
Manufacturer	Renesas ↗
File Size	211.40 KB
Description	Clock Generatiion
Datasheet	82V3399-Renesas.pdf

82V3399 Product details

Description

The 82V3399 is an integrated, single-chip solution for the Synchronous Equipment Timing Source for Stratum 3, 4E, 4, SMC, EECOption1, EEC-Option2 clocks in SONET / SDH / Synchronous Ethernet equipment, DWDM and Wireless base station.

Features

s 0.5 mHz to 560 Hz bandwidth.
Provides node clock for ITU-T G.8261/G.8262 Synchronous Ethernet (SyncE).
Exceeds GR-253-CORE (OC-192) and ITU-T G.813 (STM-64) jitter generation requirements.
Provides node clocks for Cellular and WLL base-station (GSM and 3G networks).
Provides clocks for DSL access concentrators (DSLAM), especially for Japan TCM-ISDN network timing based ADSL equipments.
Provides clocks for 1 Gigabit and 10 Gigabit Ethernet applicatio.

📁 82V3399 Similar Datasheet

Other Datasheets by Renesas

82V3001A - WAN PLL

Published: Aug 13, 2020 |