Datasheet4U Logo Datasheet4U.com

8S89831I Differential LVPECL-To-LVPECL/ECL Fanout Buffer

8S89831I Description

Differential LVPECL-To-LVPECL/ECL Fanout Buffer 8S89831I Datasheet .
The 8S89831I is a high speed 1-to-4 Differential- to-LVPECL/ECL Fanout Buffer.

8S89831I Features

* Four LVPECL/ECL outputs
* IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
* 50 internal input termination to VT
* Output frequency: >2.1GHz
* Output skew: 30ps (maximum)
* Part-to-part skew: 185ps (maximum)

8S89831I Applications

* such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fiber Channel. The internally terminated differential input and VREF_AC pin allow other differential signal families such as LVDS, LVHSTL and CML to be easily interfaced to the input with minimal use of external components. The device also has an

📥 Download Datasheet

Preview of 8S89831I PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
8S89831I
Manufacturer
Renesas ↗
File Size
625.67 KB
Datasheet
8S89831I-Renesas.pdf
Description
Differential LVPECL-To-LVPECL/ECL Fanout Buffer

📁 Related Datasheet

  • 8S89833 - 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination (IDT)
  • 8S89834I - 2-to-4 LVCMOS/LVTTL-toLVPECL/ECL Clock Multiplexer (IDT)

📌 All Tags

Differential LVPECL-To-LVPECL ECL Fanout Buffer Renesas
Renesas 8S89831I-like datasheet