HD74LS156P Datasheet PDF - Renesas Dual 2-line-to-4-line Decoders/Demultiplexers Specs

HD74LS156P - Dual 2-line-to-4-line Decoders/Demultiplexers

This page provides the datasheet information for the HD74LS156P, a member of the HD74LS156 Dual 2-line-to-4-line Decoders/Demultiplexers family.

Datasheet Summary

Features

dual 1-line-to-4-line demultiprexer with individual strobes and common binary-address input. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8-line decoder or.

Datasheet Details

Part number	HD74LS156P
Manufacturer	Renesas
File Size	190.30 KB
Description	Dual 2-line-to-4-line Decoders/Demultiplexers
Datasheet	HD74LS156P Datasheet
Additional preview pages of the HD74LS156P datasheet.

📁 Similar Datasheet

HD74LS156 - Dual 2-line-to-4-Line Decoders / Demultiplexers (Hitachi Semiconductor)

HD74LS15 - Triple 3-input Positive AND Gates (Hitachi Semiconductor)

HD74LS151 - 1-of-8 Data Selectors/Multiplexers (Hitachi Semiconductor)

HD74LS152 - 1-of-8 Data Selectors/Multiplexers (Hitachi Semiconductor)

HD74LS153 - Dual 4-Line to 1-Line Data Selectors/Multiplexers (Hitachi Semiconductor)

HD74LS154 - Ouadruple 2-input Positive NAND Gates (Hitachi Semiconductor)

HD74LS155 - Dual 2-line-to-4-line Decoders/Demultiplexers (Hitachi Semiconductor)

HD74LS157 - Quadruple 2-line-to-1-line Data Selectors/Multiplexers (Hitachi Semiconductor)

HD74LS158 - Quadruple 2-line-to-1-line Data Selectors/Multiplexers (Hitachi Semiconductor)

HD74LS159 - Ouadruple 2-input Positive NAND Gates (Hitachi Semiconductor)

Full PDF Text Transcription

Click to expand full text

HD74LS156 Dual 2-line-to-4-line Decoders / Demultiplexers (with open collector outputs) REJ03D0441–0300 Rev.3.00 Jul.13.2005 This circuit features dual 1-line-to-4-line demultiprexer with individual strobes and common binary-address input. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8-line decoder or 1-to-8-line demultiplexer without external gating.

Published: Jul 25, 2021 |