Datasheet4U Logo Datasheet4U.com

R5F3651ENFC - MCU

Download the R5F3651ENFC datasheet PDF. This datasheet also covers the R5F36506NFA variant, as both devices belong to the same mcu family and are provided as variant models within a single manufacturer datasheet.

Description

CPU Central processing unit M16C/60 Series core (multiplier: 16 bit × 16 bit  32 bit, multiply and accumulate instruction: 16 bit × 16 bit + 32 bit  32 bit) Number of basic instructions: 91 Minimum instruction execution time: 31.25 ns (f(BCLK) = 32 MHz, VCC1 = VCC2 = 2.7 to

Features

  • The M16C/65 Group microcomputer (MCU) incorporates the M16C/60 Series CPU core and flash memory, employing sophisticated instructions for a high level of efficiency. This MCU has 1 MB of address space (expandable to 4 MB), and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing. This MCU consumes low power, and supports operating modes that allow additional power control. The MCU also uses an anti-noise configur.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (R5F36506NFA-Renesas.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Datasheet M16C/65 Group RENESAS MCU R01DS0031EJ0210 Rev.2.10 Jul 31, 2012 1. Overview 1.1 Features The M16C/65 Group microcomputer (MCU) incorporates the M16C/60 Series CPU core and flash memory, employing sophisticated instructions for a high level of efficiency. This MCU has 1 MB of address space (expandable to 4 MB), and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing. This MCU consumes low power, and supports operating modes that allow additional power control. The MCU also uses an anti-noise configuration to reduce emissions of electromagnetic noise and is designed to withstand electromagnetic interference (EMI).
Published: |