M54HC280 - 9 BIT PARITY GENERATOR
The M54/74HC280 is a high speed CMOS 9-BIT PARITY GENERATOR fabricated in silicon gate C2MOS technology.
It has the same high speed performance of LSTTL combined with true CMOS low consumption.
It is composed of nine data inputs (A to I) and odd/even parity outputs (Σ ODD and Σ EVEN).
The nine data
M54HC280 M74HC280 9 BIT PARITY GENERATOR .
.
.
.
.
.
.
.
HIGH SPEED tPD = 22 ns (TYP.) at VCC = 5 V LOW POWER DISSIPATION ICC = 4 µA (MAX.) at TA = 25 °C 6 V HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL = 4 mA (MIN.) BALANCED PROPAGATION DELAYS tPLH = tPHL WIDE OPERATING VOLTAGE RANGE VCC (OPR) = 2 V to 6 V PIN AND FUNCTION COMPATIBLE WITH 54/74LS280 B1R (Plastic Package) F1R (Ceramic Package) M1R (Micro Pa
